(10 Marks)

(07 Marks)

1

Second Semester M.Tech. Degree Examination, June/July 2015 VLSI Testing and Verification

Time: 3 hr : Max. Marks: 100

Note: Answer any FIVE full questions.

Discuss about VLSI technology trends which affect testing.

	b. с.	Explain the role of testing. Differentiate between analog testing and digital testing.	(04 Marks) (06 Marks)
2	a.	Briefly explain about automatic test pattern generator [ATPG]. Mention and explain	
	la.	ATRO a gorithms.	(12 Marks)
	b.	Differentiate bet veer controllability and observability.	(08 Marks)
3	a.	Explain boundary scan along with TAP architecture.	(10 Marks)
	b.	Describe BIST technique used in design for test.	(10 Marks)
4	a.	Define costbenes. Explain the importance of verification. Mention 3 ways	to reduce
		ventication time	(10 Marks)
	b.	Differentiate between equivalence checking and model checking.	(10 Marks)
5	a.	briefly suplain thing tools with examples. What are the limitations of linting tools?	
			(10 Marks)
	b.	Differentiate between cycle based simulation and event based simulation me	
		merits and demonits.	(10 Marks)
6	a,	Define first time success. Explain role of verification plan.	(06 Marks)
	b.	With the block hagrain explain the levels of verification.	(10 Marks)
	c.	V/. as soon notes on random verification.	(04 Marks)
7	a.	Define and explain static timing scaling. List and explain the limitations.	(12 Marks)
		Lix; whi the following terms with example:	
		i) Skew between Agnals	
		ii) roning ares and unateness.	(08 Marks)
8	a.	Define crosstalk. Explain crosstalk delay analysis.	(08 Marks)
	b.	What are design checks? Expanin electrical and layout rule checks.	(05 Marks)

* * * * *

c. Exolait parasitic extraction and the methodologies for parasitic extraction.